Commit Graph

34 Commits

Author SHA1 Message Date
DingDing 9ff2905551
Update prefix.py 2023-02-24 19:43:46 +08:00
Achazwl 35e51713b6 fix bitfit 2022-11-20 02:19:25 +00:00
shengdinghu ce7f992864 support bmtrain 2022-10-23 08:42:21 +00:00
shengdinghu e0de6b02ad temporary add 2022-10-20 10:16:05 +00:00
shengdinghu 3867c0d8dc merge parallel-adapter succeed 2022-10-17 08:44:44 +00:00
shengdinghu 26e45110b2 merge parallel adapter 2022-10-17 06:46:30 +00:00
shengdinghu c161440867 merge parallel adapter 2022-10-17 06:37:17 +00:00
shengdinghu 9587a5e930 v0.3 updates 2022-10-14 15:15:38 +00:00
shengdinghu cf9f30f1fa re-implement common structure and pseudo_inputs 2022-10-11 17:36:38 +00:00
DingDing f6f3b01916
Merge branch 'delta_center_dev' into check_pr_33 2022-10-10 13:06:38 +08:00
HirasawaaYui 2351259ecd update #31 2022-10-10 03:23:14 +00:00
Achazwl 739bebbb8c init 2022-09-03 10:12:12 +00:00
shengdinghu b9a0f7cf89 small update in save_and_load 2022-07-06 14:00:58 +00:00
shengdinghu 617955e08e update_from_finetuned 2022-07-01 22:23:02 +08:00
shengdinghu 9a385f8359 fixissue 2022-06-06 21:10:49 +08:00
shengdinghu 27de7e0ac6 fixbug 2022-06-06 16:21:55 +08:00
DingDing 211dce1b9d
Merge pull request #16 from ShengdingHu/v1.0.0
update seq2seq examples
2022-05-11 06:49:44 +08:00
shengdinghu 84f70b2f07 update seq2seq examples 2022-05-11 06:47:53 +08:00
DingDing b3935927dc
Merge pull request #13 from ShengdingHu/v1.0.0
V1.0.0 prepare1
2022-04-22 19:38:20 +08:00
shengdinghu 42747f2b81 update examples 2022-04-22 19:18:25 +08:00
shengdinghu 0de3cbd31d example_prompt_unify 2022-04-18 23:28:13 +08:00
DingDing b6e522318f
Update lora.py 2022-04-14 14:33:03 +08:00
shengdinghu 6ebfab4a12 search 2022-04-14 11:22:41 +08:00
DingDing 703bc932ea
Merge pull request #9 from Maxpa1n/main
fix args type
2022-03-21 21:39:52 +08:00
DingDing a14c19e8dc
Merge branch 'main' into main 2022-03-21 21:36:12 +08:00
shengdinghu f8a5b08844 v0.0.3 2022-03-20 10:48:49 +08:00
Maxpa1n 943f040fd7 fix args type 2022-03-19 15:04:42 +08:00
DingDing 0406866c25
Merge branch 'thunlp:main' into main 2022-03-13 22:12:26 +08:00
shengdinghu 266a00e390 merge parallel 2022-03-13 22:04:38 +08:00
shengdinghu 95590e2d12 add bmtrain 2022-03-13 01:21:55 +08:00
Achazwl 0d38e6509f init 2022-02-26 09:00:12 +08:00
Achazwl 3468eb872c PA init 2022-02-24 23:21:31 +08:00
Achazwl c2e086c6ed lora 2022-02-20 17:24:59 +08:00
shengdinghu b856ad0fb9 first commit 2022-02-14 21:19:03 +08:00