2015-05-23 05:03:33 +08:00
|
|
|
/*
|
|
|
|
* Copyright (C) Maxime Coquelin 2015
|
|
|
|
* Author: Maxime Coquelin <mcoquelin.stm32@gmail.com>
|
|
|
|
* License terms: GNU General Public License (GPL), version 2
|
|
|
|
*
|
|
|
|
* Inspired by time-efm32.c from Uwe Kleine-Koenig
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/clocksource.h>
|
|
|
|
#include <linux/clockchips.h>
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/of.h>
|
|
|
|
#include <linux/of_address.h>
|
|
|
|
#include <linux/of_irq.h>
|
|
|
|
#include <linux/clk.h>
|
|
|
|
#include <linux/reset.h>
|
2018-01-08 21:28:51 +08:00
|
|
|
#include <linux/slab.h>
|
|
|
|
|
|
|
|
#include "timer-of.h"
|
2015-05-23 05:03:33 +08:00
|
|
|
|
|
|
|
#define TIM_CR1 0x00
|
|
|
|
#define TIM_DIER 0x0c
|
|
|
|
#define TIM_SR 0x10
|
|
|
|
#define TIM_EGR 0x14
|
|
|
|
#define TIM_PSC 0x28
|
|
|
|
#define TIM_ARR 0x2c
|
|
|
|
|
|
|
|
#define TIM_CR1_CEN BIT(0)
|
|
|
|
#define TIM_CR1_OPM BIT(3)
|
|
|
|
#define TIM_CR1_ARPE BIT(7)
|
|
|
|
|
|
|
|
#define TIM_DIER_UIE BIT(0)
|
|
|
|
|
|
|
|
#define TIM_SR_UIF BIT(0)
|
|
|
|
|
|
|
|
#define TIM_EGR_UG BIT(0)
|
|
|
|
|
2018-01-08 21:28:54 +08:00
|
|
|
#define TIM_PSC_MAX USHRT_MAX
|
|
|
|
#define TIM_PSC_CLKRATE 10000
|
|
|
|
|
2018-01-08 21:28:51 +08:00
|
|
|
static int stm32_clock_event_shutdown(struct clock_event_device *clkevt)
|
2015-05-23 05:03:33 +08:00
|
|
|
{
|
2018-01-08 21:28:51 +08:00
|
|
|
struct timer_of *to = to_timer_of(clkevt);
|
|
|
|
|
|
|
|
writel_relaxed(0, timer_of_base(to) + TIM_CR1);
|
2015-05-23 05:03:33 +08:00
|
|
|
|
2015-06-18 18:54:50 +08:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2018-01-08 21:28:51 +08:00
|
|
|
static int stm32_clock_event_set_periodic(struct clock_event_device *clkevt)
|
2015-06-18 18:54:50 +08:00
|
|
|
{
|
2018-01-08 21:28:51 +08:00
|
|
|
struct timer_of *to = to_timer_of(clkevt);
|
|
|
|
|
|
|
|
writel_relaxed(timer_of_period(to), timer_of_base(to) + TIM_ARR);
|
|
|
|
writel_relaxed(TIM_CR1_ARPE | TIM_CR1_CEN, timer_of_base(to) + TIM_CR1);
|
2015-06-18 18:54:50 +08:00
|
|
|
|
|
|
|
return 0;
|
2015-05-23 05:03:33 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static int stm32_clock_event_set_next_event(unsigned long evt,
|
2018-01-08 21:28:51 +08:00
|
|
|
struct clock_event_device *clkevt)
|
2015-05-23 05:03:33 +08:00
|
|
|
{
|
2018-01-08 21:28:51 +08:00
|
|
|
struct timer_of *to = to_timer_of(clkevt);
|
2015-05-23 05:03:33 +08:00
|
|
|
|
2018-01-08 21:28:51 +08:00
|
|
|
writel_relaxed(evt, timer_of_base(to) + TIM_ARR);
|
2015-05-23 05:03:33 +08:00
|
|
|
writel_relaxed(TIM_CR1_ARPE | TIM_CR1_OPM | TIM_CR1_CEN,
|
2018-01-08 21:28:51 +08:00
|
|
|
timer_of_base(to) + TIM_CR1);
|
2015-05-23 05:03:33 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static irqreturn_t stm32_clock_event_handler(int irq, void *dev_id)
|
|
|
|
{
|
2018-01-08 21:28:51 +08:00
|
|
|
struct clock_event_device *clkevt = (struct clock_event_device *)dev_id;
|
|
|
|
struct timer_of *to = to_timer_of(clkevt);
|
2015-05-23 05:03:33 +08:00
|
|
|
|
2018-01-08 21:28:51 +08:00
|
|
|
writel_relaxed(0, timer_of_base(to) + TIM_SR);
|
2015-05-23 05:03:33 +08:00
|
|
|
|
2018-01-08 21:28:51 +08:00
|
|
|
clkevt->event_handler(clkevt);
|
2015-05-23 05:03:33 +08:00
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2018-01-08 21:28:53 +08:00
|
|
|
/**
|
|
|
|
* stm32_timer_width - Sort out the timer width (32/16)
|
|
|
|
* @to: a pointer to a timer-of structure
|
|
|
|
*
|
|
|
|
* Write the 32-bit max value and read/return the result. If the timer
|
|
|
|
* is 32 bits wide, the result will be UINT_MAX, otherwise it will
|
|
|
|
* be truncated by the 16-bit register to USHRT_MAX.
|
|
|
|
*
|
|
|
|
* Returns UINT_MAX if the timer is 32 bits wide, USHRT_MAX if it is a
|
|
|
|
* 16 bits wide.
|
|
|
|
*/
|
|
|
|
static u32 __init stm32_timer_width(struct timer_of *to)
|
|
|
|
{
|
|
|
|
writel_relaxed(UINT_MAX, timer_of_base(to) + TIM_ARR);
|
|
|
|
|
|
|
|
return readl_relaxed(timer_of_base(to) + TIM_ARR);
|
|
|
|
}
|
|
|
|
|
2018-01-08 21:28:51 +08:00
|
|
|
static void __init stm32_clockevent_init(struct timer_of *to)
|
2015-05-23 05:03:33 +08:00
|
|
|
{
|
2018-01-08 21:28:53 +08:00
|
|
|
u32 width = 0;
|
2018-01-08 21:28:51 +08:00
|
|
|
int prescaler;
|
2015-05-23 05:03:33 +08:00
|
|
|
|
2018-01-08 21:28:52 +08:00
|
|
|
to->clkevt.name = to->np->full_name;
|
2018-01-08 21:28:51 +08:00
|
|
|
to->clkevt.features = CLOCK_EVT_FEAT_PERIODIC;
|
|
|
|
to->clkevt.set_state_shutdown = stm32_clock_event_shutdown;
|
|
|
|
to->clkevt.set_state_periodic = stm32_clock_event_set_periodic;
|
|
|
|
to->clkevt.set_state_oneshot = stm32_clock_event_shutdown;
|
|
|
|
to->clkevt.tick_resume = stm32_clock_event_shutdown;
|
|
|
|
to->clkevt.set_next_event = stm32_clock_event_set_next_event;
|
2015-05-23 05:03:33 +08:00
|
|
|
|
2018-01-08 21:28:53 +08:00
|
|
|
width = stm32_timer_width(to);
|
|
|
|
if (width == UINT_MAX) {
|
2015-05-23 05:03:33 +08:00
|
|
|
prescaler = 1;
|
2018-01-08 21:28:51 +08:00
|
|
|
to->clkevt.rating = 250;
|
2015-05-23 05:03:33 +08:00
|
|
|
} else {
|
2018-01-08 21:28:54 +08:00
|
|
|
prescaler = DIV_ROUND_CLOSEST(timer_of_rate(to),
|
|
|
|
TIM_PSC_CLKRATE);
|
|
|
|
/*
|
|
|
|
* The prescaler register is an u16, the variable
|
|
|
|
* can't be greater than TIM_PSC_MAX, let's cap it in
|
|
|
|
* this case.
|
|
|
|
*/
|
|
|
|
prescaler = prescaler < TIM_PSC_MAX ? prescaler : TIM_PSC_MAX;
|
2018-01-08 21:28:51 +08:00
|
|
|
to->clkevt.rating = 100;
|
2015-05-23 05:03:33 +08:00
|
|
|
}
|
2018-01-08 21:28:51 +08:00
|
|
|
writel_relaxed(0, timer_of_base(to) + TIM_ARR);
|
2015-05-23 05:03:33 +08:00
|
|
|
|
2018-01-08 21:28:51 +08:00
|
|
|
writel_relaxed(prescaler - 1, timer_of_base(to) + TIM_PSC);
|
|
|
|
writel_relaxed(TIM_EGR_UG, timer_of_base(to) + TIM_EGR);
|
|
|
|
writel_relaxed(0, timer_of_base(to) + TIM_SR);
|
|
|
|
writel_relaxed(TIM_DIER_UIE, timer_of_base(to) + TIM_DIER);
|
2015-05-23 05:03:33 +08:00
|
|
|
|
2018-01-08 21:28:51 +08:00
|
|
|
/* Adjust rate and period given the prescaler value */
|
|
|
|
to->of_clk.rate = DIV_ROUND_CLOSEST(to->of_clk.rate, prescaler);
|
|
|
|
to->of_clk.period = DIV_ROUND_UP(to->of_clk.rate, HZ);
|
2015-05-23 05:03:33 +08:00
|
|
|
|
2018-01-08 21:28:51 +08:00
|
|
|
clockevents_config_and_register(&to->clkevt,
|
2018-01-08 21:28:53 +08:00
|
|
|
timer_of_rate(to), 0x1, width);
|
2015-05-23 05:03:33 +08:00
|
|
|
|
2017-07-19 05:42:53 +08:00
|
|
|
pr_info("%pOF: STM32 clockevent driver initialized (%d bits)\n",
|
2018-01-08 21:28:53 +08:00
|
|
|
to->np, width == UINT_MAX ? 32 : 16);
|
2018-01-08 21:28:51 +08:00
|
|
|
}
|
2015-05-23 05:03:33 +08:00
|
|
|
|
2018-01-08 21:28:51 +08:00
|
|
|
static int __init stm32_timer_init(struct device_node *node)
|
|
|
|
{
|
|
|
|
struct reset_control *rstc;
|
|
|
|
struct timer_of *to;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
to = kzalloc(sizeof(*to), GFP_KERNEL);
|
|
|
|
if (!to)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
to->flags = TIMER_OF_IRQ | TIMER_OF_CLOCK | TIMER_OF_BASE;
|
|
|
|
to->of_irq.handler = stm32_clock_event_handler;
|
|
|
|
|
|
|
|
ret = timer_of_init(node, to);
|
|
|
|
if (ret)
|
|
|
|
goto err;
|
2015-05-23 05:03:33 +08:00
|
|
|
|
2018-01-08 21:28:51 +08:00
|
|
|
rstc = of_reset_control_get(node, NULL);
|
|
|
|
if (!IS_ERR(rstc)) {
|
|
|
|
reset_control_assert(rstc);
|
|
|
|
reset_control_deassert(rstc);
|
|
|
|
}
|
|
|
|
|
|
|
|
stm32_clockevent_init(to);
|
|
|
|
return 0;
|
|
|
|
err:
|
|
|
|
kfree(to);
|
2016-06-07 05:28:17 +08:00
|
|
|
return ret;
|
2015-05-23 05:03:33 +08:00
|
|
|
}
|
|
|
|
|
2018-01-08 21:28:51 +08:00
|
|
|
TIMER_OF_DECLARE(stm32, "st,stm32-timer", stm32_timer_init);
|