2013-12-13 09:49:05 +08:00
|
|
|
/*
|
|
|
|
* Copyright 2011 Freescale Semiconductor, Inc.
|
|
|
|
* Copyright 2011 Linaro Ltd.
|
|
|
|
*
|
2015-09-30 21:46:41 +08:00
|
|
|
* This file is dual-licensed: you can use it either under the terms
|
|
|
|
* of the GPL or the X11 license, at your option. Note that this dual
|
|
|
|
* licensing only applies to this file, and not this project as a
|
|
|
|
* whole.
|
2013-12-13 09:49:05 +08:00
|
|
|
*
|
2015-09-30 21:46:41 +08:00
|
|
|
* a) This file is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* version 2 as published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This file is distributed in the hope that it will be useful
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* Or, alternatively
|
|
|
|
*
|
|
|
|
* b) Permission is hereby granted, free of charge, to any person
|
|
|
|
* obtaining a copy of this software and associated documentation
|
|
|
|
* files (the "Software"), to deal in the Software without
|
|
|
|
* restriction, including without limitation the rights to use
|
|
|
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
|
|
|
* sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following
|
|
|
|
* conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be
|
|
|
|
* included in all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED , WITHOUT WARRANTY OF ANY KIND
|
|
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
|
|
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY
|
|
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
2013-12-13 09:49:05 +08:00
|
|
|
*/
|
2013-12-19 05:51:44 +08:00
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
#include <dt-bindings/input/input.h>
|
2013-12-13 09:49:05 +08:00
|
|
|
|
|
|
|
/ {
|
2014-05-07 21:19:00 +08:00
|
|
|
chosen {
|
|
|
|
stdout-path = &uart2;
|
|
|
|
};
|
|
|
|
|
2013-12-13 09:49:05 +08:00
|
|
|
memory {
|
|
|
|
reg = <0x10000000 0x40000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
regulators {
|
|
|
|
compatible = "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
reg_2p5v: regulator@0 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <0>;
|
|
|
|
regulator-name = "2P5V";
|
|
|
|
regulator-min-microvolt = <2500000>;
|
|
|
|
regulator-max-microvolt = <2500000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
reg_3p3v: regulator@1 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <1>;
|
|
|
|
regulator-name = "3P3V";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
reg_usb_otg_vbus: regulator@2 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <2>;
|
|
|
|
regulator-name = "usb_otg_vbus";
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
regulator-max-microvolt = <5000000>;
|
|
|
|
gpio = <&gpio3 22 0>;
|
|
|
|
enable-active-high;
|
|
|
|
};
|
2015-06-03 03:07:17 +08:00
|
|
|
|
|
|
|
reg_can_xcvr: regulator@3 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <3>;
|
|
|
|
regulator-name = "CAN XCVR";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_can_xcvr>;
|
|
|
|
gpio = <&gpio1 2 GPIO_ACTIVE_LOW>;
|
|
|
|
};
|
2013-12-13 09:49:05 +08:00
|
|
|
};
|
|
|
|
|
2013-12-19 05:51:44 +08:00
|
|
|
gpio-keys {
|
|
|
|
compatible = "gpio-keys";
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_gpio_keys>;
|
|
|
|
|
|
|
|
power {
|
|
|
|
label = "Power Button";
|
|
|
|
gpios = <&gpio2 3 GPIO_ACTIVE_LOW>;
|
|
|
|
linux,code = <KEY_POWER>;
|
2015-10-21 18:10:08 +08:00
|
|
|
wakeup-source;
|
2013-12-19 05:51:44 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
menu {
|
|
|
|
label = "Menu";
|
|
|
|
gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
|
|
|
|
linux,code = <KEY_MENU>;
|
|
|
|
};
|
|
|
|
|
|
|
|
home {
|
|
|
|
label = "Home";
|
|
|
|
gpios = <&gpio2 4 GPIO_ACTIVE_LOW>;
|
|
|
|
linux,code = <KEY_HOME>;
|
|
|
|
};
|
|
|
|
|
|
|
|
back {
|
|
|
|
label = "Back";
|
|
|
|
gpios = <&gpio2 2 GPIO_ACTIVE_LOW>;
|
|
|
|
linux,code = <KEY_BACK>;
|
|
|
|
};
|
|
|
|
|
|
|
|
volume-up {
|
|
|
|
label = "Volume Up";
|
|
|
|
gpios = <&gpio7 13 GPIO_ACTIVE_LOW>;
|
|
|
|
linux,code = <KEY_VOLUMEUP>;
|
|
|
|
};
|
|
|
|
|
|
|
|
volume-down {
|
|
|
|
label = "Volume Down";
|
|
|
|
gpios = <&gpio4 5 GPIO_ACTIVE_LOW>;
|
|
|
|
linux,code = <KEY_VOLUMEDOWN>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-12-13 09:49:05 +08:00
|
|
|
sound {
|
|
|
|
compatible = "fsl,imx6q-sabrelite-sgtl5000",
|
|
|
|
"fsl,imx-audio-sgtl5000";
|
|
|
|
model = "imx6q-sabrelite-sgtl5000";
|
|
|
|
ssi-controller = <&ssi1>;
|
|
|
|
audio-codec = <&codec>;
|
|
|
|
audio-routing =
|
|
|
|
"MIC_IN", "Mic Jack",
|
|
|
|
"Mic Jack", "Mic Bias",
|
|
|
|
"Headphone Jack", "HP_OUT";
|
|
|
|
mux-int-port = <1>;
|
|
|
|
mux-ext-port = <4>;
|
|
|
|
};
|
2013-12-17 09:12:59 +08:00
|
|
|
|
2015-09-30 21:05:20 +08:00
|
|
|
backlight_lcd: backlight_lcd {
|
2013-12-17 09:12:59 +08:00
|
|
|
compatible = "pwm-backlight";
|
|
|
|
pwms = <&pwm1 0 5000000>;
|
|
|
|
brightness-levels = <0 4 8 16 32 64 128 255>;
|
|
|
|
default-brightness-level = <7>;
|
|
|
|
power-supply = <®_3p3v>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2015-05-19 23:50:16 +08:00
|
|
|
backlight_lvds: backlight_lvds {
|
2013-12-17 09:12:59 +08:00
|
|
|
compatible = "pwm-backlight";
|
|
|
|
pwms = <&pwm4 0 5000000>;
|
|
|
|
brightness-levels = <0 4 8 16 32 64 128 255>;
|
|
|
|
default-brightness-level = <7>;
|
|
|
|
power-supply = <®_3p3v>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
2015-05-19 23:50:16 +08:00
|
|
|
|
2015-09-30 21:05:20 +08:00
|
|
|
lcd_display: display@di0 {
|
|
|
|
compatible = "fsl,imx-parallel-display";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
interface-pix-fmt = "bgr666";
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_j15>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
port@0 {
|
|
|
|
reg = <0>;
|
|
|
|
|
|
|
|
lcd_display_in: endpoint {
|
|
|
|
remote-endpoint = <&ipu1_di0_disp0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
port@1 {
|
|
|
|
reg = <1>;
|
|
|
|
|
|
|
|
lcd_display_out: endpoint {
|
|
|
|
remote-endpoint = <&lcd_panel_in>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
lcd_panel {
|
|
|
|
compatible = "okaya,rs800480t-7x0gp";
|
|
|
|
backlight = <&backlight_lcd>;
|
|
|
|
|
|
|
|
port {
|
|
|
|
lcd_panel_in: endpoint {
|
|
|
|
remote-endpoint = <&lcd_display_out>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2015-05-19 23:50:16 +08:00
|
|
|
panel {
|
|
|
|
compatible = "hannstar,hsd100pxn1";
|
|
|
|
backlight = <&backlight_lvds>;
|
|
|
|
|
|
|
|
port {
|
|
|
|
panel_in: endpoint {
|
|
|
|
remote-endpoint = <&lvds0_out>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2013-12-13 09:49:05 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
&audmux {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_audmux>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2015-06-03 03:07:17 +08:00
|
|
|
&can1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_can1>;
|
|
|
|
xceiver-supply = <®_can_xcvr>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2015-06-30 00:16:53 +08:00
|
|
|
&clks {
|
|
|
|
assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
|
|
|
|
<&clks IMX6QDL_CLK_LDB_DI1_SEL>;
|
|
|
|
assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
|
|
|
|
<&clks IMX6QDL_CLK_PLL3_USB_OTG>;
|
|
|
|
};
|
|
|
|
|
2013-12-13 09:49:05 +08:00
|
|
|
&ecspi1 {
|
|
|
|
fsl,spi-num-chipselects = <1>;
|
|
|
|
cs-gpios = <&gpio3 19 0>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_ecspi1>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
flash: m25p80@0 {
|
2015-08-16 14:39:17 +08:00
|
|
|
compatible = "sst,sst25vf016b", "jedec,spi-nor";
|
2013-12-13 09:49:05 +08:00
|
|
|
spi-max-frequency = <20000000>;
|
|
|
|
reg = <0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&fec {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_enet>;
|
|
|
|
phy-mode = "rgmii";
|
2013-12-20 23:25:17 +08:00
|
|
|
phy-reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>;
|
2013-12-17 09:13:00 +08:00
|
|
|
txen-skew-ps = <0>;
|
|
|
|
txc-skew-ps = <3000>;
|
|
|
|
rxdv-skew-ps = <0>;
|
|
|
|
rxc-skew-ps = <3000>;
|
|
|
|
rxd0-skew-ps = <0>;
|
|
|
|
rxd1-skew-ps = <0>;
|
|
|
|
rxd2-skew-ps = <0>;
|
|
|
|
rxd3-skew-ps = <0>;
|
|
|
|
txd0-skew-ps = <0>;
|
|
|
|
txd1-skew-ps = <0>;
|
|
|
|
txd2-skew-ps = <0>;
|
|
|
|
txd3-skew-ps = <0>;
|
ARM: dts: imx6qdl-sabrelite: use GPIO_6 for FEC interrupt.
This works around a hardware bug.
From "Chip Errata for the i.MX 6Dual/6Quad"
ERR006687 ENET: Only the ENET wake-up interrupt request can wake the
system from Wait mode.
The ENET block generates many interrupts. Only one of these interrupt lines
is connected to the General Power Controller (GPC) block, but a logical OR
of all of the ENET interrupts is connected to the General Interrupt Controller
(GIC). When the system enters Wait mode, a normal RX Done or TX Done does not
wake up the system because the GPC cannot see this interrupt. This impacts
performance of the ENET block because its interrupts are serviced only when
the chip exits Wait mode due to an interrupt from some other wake-up source.
Before this patch, ping times of a Sabre Lite board are quite
random:
ping 192.168.0.13 -i.5 -c5
PING 192.168.0.13 (192.168.0.13) 56(84) bytes of data.
64 bytes from 192.168.0.13: icmp_req=1 ttl=64 time=15.7 ms
64 bytes from 192.168.0.13: icmp_req=2 ttl=64 time=14.4 ms
64 bytes from 192.168.0.13: icmp_req=3 ttl=64 time=13.4 ms
64 bytes from 192.168.0.13: icmp_req=4 ttl=64 time=12.4 ms
64 bytes from 192.168.0.13: icmp_req=5 ttl=64 time=11.4 ms
=== 192.168.0.13 ping statistics ===
5 packets transmitted, 5 received, 0% packet loss, time 2004ms
rtt min/avg/max/mdev = 11.431/13.501/15.746/1.508 ms
____________________________________________________
After this patch:
ping 192.168.0.13 -i.5 -c5
PING 192.168.0.13 (192.168.0.13) 56(84) bytes of data.
64 bytes from 192.168.0.13: icmp_req=1 ttl=64 time=0.120 ms
64 bytes from 192.168.0.13: icmp_req=2 ttl=64 time=0.175 ms
64 bytes from 192.168.0.13: icmp_req=3 ttl=64 time=0.169 ms
64 bytes from 192.168.0.13: icmp_req=4 ttl=64 time=0.168 ms
64 bytes from 192.168.0.13: icmp_req=5 ttl=64 time=0.172 ms
=== 192.168.0.13 ping statistics ===
5 packets transmitted, 5 received, 0% packet loss, time 1999ms
rtt min/avg/max/mdev = 0.120/0.160/0.175/0.026 ms
____________________________________________________
Also, apply same change to imx6qdl-nitrogen6x.
This change may not be appropriate for all boards.
Sabre Lite uses GPIO6 as a power down output for a ov5642
camera. As this expansion board does not yet work with mainline,
this is not yet a conflict. It would be nice to have an alternative
fix for boards where this is a problem.
For example Sabre SD uses GPIO6 for I2C3_SDA. It also
has long ping times currently. But cannot use this fix
without giving up a touchscreen.
Its ping times are also random.
ping 192.168.0.19 -i.5 -c5
PING 192.168.0.19 (192.168.0.19) 56(84) bytes of data.
64 bytes from 192.168.0.19: icmp_req=1 ttl=64 time=16.0 ms
64 bytes from 192.168.0.19: icmp_req=2 ttl=64 time=15.4 ms
64 bytes from 192.168.0.19: icmp_req=3 ttl=64 time=14.4 ms
64 bytes from 192.168.0.19: icmp_req=4 ttl=64 time=13.4 ms
64 bytes from 192.168.0.19: icmp_req=5 ttl=64 time=12.4 ms
=== 192.168.0.19 ping statistics ---
5 packets transmitted, 5 received, 0% packet loss, time 2003ms
rtt min/avg/max/mdev = 12.451/14.369/16.057/1.316 ms
Signed-off-by: Troy Kisky <troy.kisky@boundarydevices.com>
CC: Ranjani Vaidyanathan <ra5478@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
2013-12-21 02:47:11 +08:00
|
|
|
interrupts-extended = <&gpio1 6 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<&intc 0 119 IRQ_TYPE_LEVEL_HIGH>;
|
2016-06-04 00:31:20 +08:00
|
|
|
fsl,err006687-workaround-present;
|
2013-12-13 09:49:05 +08:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2014-12-03 06:37:17 +08:00
|
|
|
&hdmi {
|
|
|
|
ddc-i2c-bus = <&i2c2>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-12-13 09:49:05 +08:00
|
|
|
&i2c1 {
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_i2c1>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
codec: sgtl5000@0a {
|
|
|
|
compatible = "fsl,sgtl5000";
|
|
|
|
reg = <0x0a>;
|
2016-04-27 09:28:29 +08:00
|
|
|
clocks = <&clks IMX6QDL_CLK_CKO>;
|
2013-12-13 09:49:05 +08:00
|
|
|
VDDA-supply = <®_2p5v>;
|
|
|
|
VDDIO-supply = <®_3p3v>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2014-12-03 06:37:16 +08:00
|
|
|
&i2c2 {
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_i2c2>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2014-12-03 06:37:18 +08:00
|
|
|
&i2c3 {
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_i2c3>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-12-13 09:49:05 +08:00
|
|
|
&iomuxc {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_hog>;
|
|
|
|
|
|
|
|
imx6q-sabrelite {
|
|
|
|
pinctrl_hog: hoggrp {
|
|
|
|
fsl,pins = <
|
2013-12-17 09:12:57 +08:00
|
|
|
/* SGTL5000 sys_mclk */
|
|
|
|
MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x030b0
|
2013-12-13 09:49:05 +08:00
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_audmux: audmuxgrp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD2_DAT0__AUD4_RXD 0x130b0
|
|
|
|
MX6QDL_PAD_SD2_DAT3__AUD4_TXC 0x130b0
|
|
|
|
MX6QDL_PAD_SD2_DAT2__AUD4_TXD 0x110b0
|
|
|
|
MX6QDL_PAD_SD2_DAT1__AUD4_TXFS 0x130b0
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2015-06-03 03:07:17 +08:00
|
|
|
pinctrl_can1: can1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 0x1b0b0
|
|
|
|
MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x1b0b0
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_can_xcvr: can-xcvrgrp {
|
|
|
|
fsl,pins = <
|
|
|
|
/* Flexcan XCVR enable */
|
|
|
|
MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1b0b0
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2013-12-13 09:49:05 +08:00
|
|
|
pinctrl_ecspi1: ecspi1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
|
|
|
|
MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
|
|
|
|
MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
|
2013-12-17 09:12:54 +08:00
|
|
|
MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x000b1 /* CS */
|
2013-12-13 09:49:05 +08:00
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_enet: enetgrp {
|
|
|
|
fsl,pins = <
|
2013-12-17 09:13:01 +08:00
|
|
|
MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x100b0
|
|
|
|
MX6QDL_PAD_ENET_MDC__ENET_MDC 0x100b0
|
2016-07-09 05:22:54 +08:00
|
|
|
MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x10030
|
|
|
|
MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x10030
|
|
|
|
MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x10030
|
|
|
|
MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x10030
|
|
|
|
MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x10030
|
|
|
|
MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x10030
|
2013-12-17 09:13:01 +08:00
|
|
|
MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x100b0
|
2016-07-09 05:22:54 +08:00
|
|
|
MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030
|
|
|
|
MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b030
|
2013-12-17 09:12:56 +08:00
|
|
|
/* Phy reset */
|
|
|
|
MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x000b0
|
ARM: dts: imx6qdl-sabrelite: use GPIO_6 for FEC interrupt.
This works around a hardware bug.
From "Chip Errata for the i.MX 6Dual/6Quad"
ERR006687 ENET: Only the ENET wake-up interrupt request can wake the
system from Wait mode.
The ENET block generates many interrupts. Only one of these interrupt lines
is connected to the General Power Controller (GPC) block, but a logical OR
of all of the ENET interrupts is connected to the General Interrupt Controller
(GIC). When the system enters Wait mode, a normal RX Done or TX Done does not
wake up the system because the GPC cannot see this interrupt. This impacts
performance of the ENET block because its interrupts are serviced only when
the chip exits Wait mode due to an interrupt from some other wake-up source.
Before this patch, ping times of a Sabre Lite board are quite
random:
ping 192.168.0.13 -i.5 -c5
PING 192.168.0.13 (192.168.0.13) 56(84) bytes of data.
64 bytes from 192.168.0.13: icmp_req=1 ttl=64 time=15.7 ms
64 bytes from 192.168.0.13: icmp_req=2 ttl=64 time=14.4 ms
64 bytes from 192.168.0.13: icmp_req=3 ttl=64 time=13.4 ms
64 bytes from 192.168.0.13: icmp_req=4 ttl=64 time=12.4 ms
64 bytes from 192.168.0.13: icmp_req=5 ttl=64 time=11.4 ms
=== 192.168.0.13 ping statistics ===
5 packets transmitted, 5 received, 0% packet loss, time 2004ms
rtt min/avg/max/mdev = 11.431/13.501/15.746/1.508 ms
____________________________________________________
After this patch:
ping 192.168.0.13 -i.5 -c5
PING 192.168.0.13 (192.168.0.13) 56(84) bytes of data.
64 bytes from 192.168.0.13: icmp_req=1 ttl=64 time=0.120 ms
64 bytes from 192.168.0.13: icmp_req=2 ttl=64 time=0.175 ms
64 bytes from 192.168.0.13: icmp_req=3 ttl=64 time=0.169 ms
64 bytes from 192.168.0.13: icmp_req=4 ttl=64 time=0.168 ms
64 bytes from 192.168.0.13: icmp_req=5 ttl=64 time=0.172 ms
=== 192.168.0.13 ping statistics ===
5 packets transmitted, 5 received, 0% packet loss, time 1999ms
rtt min/avg/max/mdev = 0.120/0.160/0.175/0.026 ms
____________________________________________________
Also, apply same change to imx6qdl-nitrogen6x.
This change may not be appropriate for all boards.
Sabre Lite uses GPIO6 as a power down output for a ov5642
camera. As this expansion board does not yet work with mainline,
this is not yet a conflict. It would be nice to have an alternative
fix for boards where this is a problem.
For example Sabre SD uses GPIO6 for I2C3_SDA. It also
has long ping times currently. But cannot use this fix
without giving up a touchscreen.
Its ping times are also random.
ping 192.168.0.19 -i.5 -c5
PING 192.168.0.19 (192.168.0.19) 56(84) bytes of data.
64 bytes from 192.168.0.19: icmp_req=1 ttl=64 time=16.0 ms
64 bytes from 192.168.0.19: icmp_req=2 ttl=64 time=15.4 ms
64 bytes from 192.168.0.19: icmp_req=3 ttl=64 time=14.4 ms
64 bytes from 192.168.0.19: icmp_req=4 ttl=64 time=13.4 ms
64 bytes from 192.168.0.19: icmp_req=5 ttl=64 time=12.4 ms
=== 192.168.0.19 ping statistics ---
5 packets transmitted, 5 received, 0% packet loss, time 2003ms
rtt min/avg/max/mdev = 12.451/14.369/16.057/1.316 ms
Signed-off-by: Troy Kisky <troy.kisky@boundarydevices.com>
CC: Ranjani Vaidyanathan <ra5478@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
2013-12-21 02:47:11 +08:00
|
|
|
MX6QDL_PAD_GPIO_6__ENET_IRQ 0x000b1
|
2013-12-13 09:49:05 +08:00
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2013-12-19 05:51:44 +08:00
|
|
|
pinctrl_gpio_keys: gpio_keysgrp {
|
|
|
|
fsl,pins = <
|
|
|
|
/* Power Button */
|
|
|
|
MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x1b0b0
|
|
|
|
/* Menu Button */
|
|
|
|
MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x1b0b0
|
|
|
|
/* Home Button */
|
|
|
|
MX6QDL_PAD_NANDF_D4__GPIO2_IO04 0x1b0b0
|
|
|
|
/* Back Button */
|
|
|
|
MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x1b0b0
|
|
|
|
/* Volume Up Button */
|
|
|
|
MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x1b0b0
|
|
|
|
/* Volume Down Button */
|
|
|
|
MX6QDL_PAD_GPIO_19__GPIO4_IO05 0x1b0b0
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2013-12-13 09:49:05 +08:00
|
|
|
pinctrl_i2c1: i2c1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2014-12-03 06:37:16 +08:00
|
|
|
pinctrl_i2c2: i2c2grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2014-12-03 06:37:18 +08:00
|
|
|
pinctrl_i2c3: i2c3grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_GPIO_5__I2C3_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_GPIO_16__I2C3_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2015-09-30 21:05:20 +08:00
|
|
|
pinctrl_j15: j15grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
|
|
|
|
MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10
|
|
|
|
MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10
|
|
|
|
MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2013-12-17 09:12:59 +08:00
|
|
|
pinctrl_pwm1: pwm1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_pwm3: pwm3grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_pwm4: pwm4grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2013-12-13 09:49:06 +08:00
|
|
|
pinctrl_uart1: uart1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1
|
|
|
|
MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2013-12-13 09:49:05 +08:00
|
|
|
pinctrl_uart2: uart2grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
|
|
|
|
MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usbotg: usbotggrp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
|
2013-12-17 09:13:02 +08:00
|
|
|
MX6QDL_PAD_KEY_COL4__USB_OTG_OC 0x1b0b0
|
2013-12-17 09:12:55 +08:00
|
|
|
/* power enable, high active */
|
|
|
|
MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x000b0
|
2013-12-13 09:49:05 +08:00
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc3: usdhc3grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
|
|
|
|
MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
|
|
|
|
MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
|
2013-12-17 09:12:53 +08:00
|
|
|
MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0 /* CD */
|
|
|
|
MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x1f0b0 /* WP */
|
2013-12-13 09:49:05 +08:00
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc4: usdhc4grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD4_CMD__SD4_CMD 0x17059
|
|
|
|
MX6QDL_PAD_SD4_CLK__SD4_CLK 0x10059
|
|
|
|
MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
|
|
|
|
MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
|
|
|
|
MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
|
|
|
|
MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
|
2013-12-17 09:12:52 +08:00
|
|
|
MX6QDL_PAD_NANDF_D6__GPIO2_IO06 0x1b0b0 /* CD */
|
2013-12-13 09:49:05 +08:00
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2015-09-30 21:05:20 +08:00
|
|
|
&ipu1_di0_disp0 {
|
|
|
|
remote-endpoint = <&lcd_display_in>;
|
|
|
|
};
|
|
|
|
|
2013-12-13 09:49:05 +08:00
|
|
|
&ldb {
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
lvds-channel@0 {
|
|
|
|
fsl,data-mapping = "spwg";
|
|
|
|
fsl,data-width = <18>;
|
|
|
|
status = "okay";
|
|
|
|
|
2015-05-19 23:50:16 +08:00
|
|
|
port@4 {
|
|
|
|
reg = <4>;
|
|
|
|
|
|
|
|
lvds0_out: endpoint {
|
|
|
|
remote-endpoint = <&panel_in>;
|
2013-12-13 09:49:05 +08:00
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&pcie {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-12-17 09:12:59 +08:00
|
|
|
&pwm1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_pwm1>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&pwm3 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_pwm3>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&pwm4 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_pwm4>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-12-13 09:49:05 +08:00
|
|
|
&ssi1 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-12-13 09:49:06 +08:00
|
|
|
&uart1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_uart1>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-12-13 09:49:05 +08:00
|
|
|
&uart2 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_uart2>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usbh1 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usbotg {
|
|
|
|
vbus-supply = <®_usb_otg_vbus>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_usbotg>;
|
|
|
|
disable-over-current;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usdhc3 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_usdhc3>;
|
2015-07-22 20:53:02 +08:00
|
|
|
cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
|
|
|
|
wp-gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>;
|
2013-12-13 09:49:05 +08:00
|
|
|
vmmc-supply = <®_3p3v>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usdhc4 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_usdhc4>;
|
2015-07-22 20:53:02 +08:00
|
|
|
cd-gpios = <&gpio2 6 GPIO_ACTIVE_LOW>;
|
2013-12-13 09:49:05 +08:00
|
|
|
vmmc-supply = <®_3p3v>;
|
|
|
|
status = "okay";
|
|
|
|
};
|